Cart (Loading....) | Create Account
Close category search window

A mechanism for interconnecting high-speed hosts and LANs via an ATM network, and analysis of its end-to-end delays

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Parekh, S. ; AT&T Bell Lab., Holmdel, NJ, USA ; Punj, V.

A mechanism is presented for interconnecting high-speed hosts and high-speed local area networks (LANs) via an asynchronous transfer mode (ATM) network. Also presented are upper bound estimates of the end-to-end delays for varying conditions of network traffic. The mechanism uses a simple bandwidth arbitration scheme among network end-points to avoid focusing while interconnecting high-speed end-devices operating at rates ranging up to 100 Mbps. From the delay analysis, it is found that the mechanism presented is viable, especially when the end devices are expected to exchange large data blocks

Published in:

TENCON '89. Fourth IEEE Region 10 International Conference

Date of Conference:

22-24 Nov 1989

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.