By Topic

Fault modeling and test pattern generation in the design of array processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Buonanno, G. ; Politecnico di Milano, Italy ; Costi, C. ; Sciuto, D.

Deals with the problem of establishing a model for test pattern generation and hierarchical fault coverage during the earliest phases of the design of processor arrays. A general approach, valid for the two intermediate design steps of processor arrays, consisting of identical combinational cells with identical local interconnections, is presented. The classes of architectures considered are iterative logic arrays, and systolic and semisystolic arrays implementing locally recursive algorithms. Three basic abstraction levels can be identified in the synthesis of array architectures: the data flow graph, the signal flow graph, and the array level. The authors introduce a methodology to map the testability and testing techniques identified for each level to the others

Published in:

Circuits and Systems, 1991., IEEE International Sympoisum on

Date of Conference:

11-14 Jun 1991