By Topic

Fault diagnosis with short circuit for linear analog networks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
K. Sakaguchi ; Dept. of Electr. & Electron. Eng., Tokyo Inst. of Technol., Japan ; M. Kaneko

A novel method to prepare the fault dictionary for the short circuit faults in linear analog networks is proposed. In this method, the whole dictionary can be made with computational complexity O(n3), where n denotes the number of nodes in the network. The authors discuss the volume of the dictionary, and an alternative fault diagnosis algorithm is presented, in which memories for the dictionary can be reduced to 2/m2 times compared with the conventional algorithm, where m is the number of accessible nodes

Published in:

Circuits and Systems, 1991., IEEE International Sympoisum on

Date of Conference:

11-14 Jun 1991