By Topic

An automatic scaling method for the programming of fixed-point digital signal processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Wonyong Sung ; ISRC, Seoul Nat. Univ., South Korea

The use of fixed-point digital signal processors required a scaling of data at each arithmetic step to prevent overflows while keeping the accuracy. A development method which can automate this process is proposed. The programming uses a model of a hypothetical floating-point digital signal processor and a floating-point format for data representation. However, the program and data are automatically translated to fixed-point counterparts in order not to sacrifice the execution speed. To derive this method, an internal data representation method which consists of the mantissa, the exponent, and the range is employed. A pre-scaling-type fixed-point ALU architecture is used for the development of the proposed method

Published in:

Circuits and Systems, 1991., IEEE International Sympoisum on

Date of Conference:

11-14 Jun 1991