System Maintenance:
There may be intermittent impact on performance while updates are in progress. We apologize for the inconvenience.
By Topic

Automatic code generation for integrated digital signal processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Wess, B. ; Inst. fuer Nachrichtentechnik und Hochfrequenztechnik, Tech. Univ. Wien, Austria

Novel algorithms for optimizing compilers are discussed which automatically generate efficient instruction code for integrated digital signal processors. Since these processors are primarily used in real-time applications for digital signal processing, the code has to meet high quality requirements. In general, conventional compiler design techniques do not lead to satisfactory results because signal processors and microprocessors are very different in architecture. The algorithms for automatic code generation presented use a very general description of the target machine. They can be applied to a large number of modern integrated digital signal processors. As an example, results of a compiler based on these algorithms generating code for the integrated digital signal processor DSP56000 are presented

Published in:

Circuits and Systems, 1991., IEEE International Sympoisum on

Date of Conference:

11-14 Jun 1991