By Topic

Parallel and pipeline architectures for 2-D block processing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Azimi-Sadjadi, M.R. ; Dept. of Electr. Eng., Colorado State Univ., Fort Collins, CO, USA ; Rostampour, A.R.

The authors are concerned with the development and design of parallel and pipeline architectures for 2-D recursive and nonrecursive block digital filters. In this regard, several high-speed structures using single-instruction multiple-data stream (SIMD) machines have been developed. The design of these structures is based on the specific nature of the block convolution processor, block recursive processor, and block state-space processor at both the block and scalar levels.<>

Published in:

Circuits and Systems, IEEE Transactions on  (Volume:36 ,  Issue: 3 )