By Topic

A 7 K gate self-testable scalar-product processor for high definition video transmission applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
K. S. Lowe ; Bell-Northern Res., Ottawa, Ont., Canada ; S. Kim ; J. E. Sitch ; M. Fortier

A 7000-gate VLSI GaAs chip using a very low power E-D logic family is described. The chip is custom designed to perform signal processing operations at 75 Mpixels/s for HDTV signal coordinate transformations. The 9 mm*7.5 mm chip dissipates only 3.1 W, and includes sophisticated on-chip self-test to verify full speed operation of the three 9*9 multipliers and other circuitry. System testing of the chips operation up to 95 Mpixel/s, which is more than 6 times the present processing rates. Only three such generators are needed to implement a full coordinate transformation greatly reducing the part count and cost of achieving real-time 74.25 Mpixel/s systems.<>

Published in:

Gallium Arsenide Integrated Circuit (GaAs IC) Symposium, 1990. Technical Digest 1990., 12th Annual

Date of Conference:

7-10 Oct. 1990