By Topic

A two-chip 1.5-GBd serial link interface

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Walker, Richard C. ; Hewlett Packard Co., Palo Alto, CA, USA ; Stout, C.L. ; Jieh-Tsorng Wu ; Lai, Benny
more authors

A silicon bipolar transmitter and receiver chip pair transfers parallel data across a 1.5-GBd serial link. A new `conditional-invert master transition' code and phase-locked loop that provide adjustment-free clock recovery and frame synchronization are described and analyzed. The packaged parts require no external components and operate over a range of 700 to 1500 MHz using an on-chip VCO. The line code and handshake protocol have been accepted by the serial-HIPPI implementor's group for serially transmitting 800-Mb/s HIPPI data, an ANSI standard, and by SCI-FI, an IEEE standard for interconnecting cooperating computers

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:27 ,  Issue: 12 )