By Topic

An efficient implementation scheme for quadrantally symmetric 2-D digital filters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Wu-Sheng Lu ; Dept. of Electr. Eng., Minnesota Univ., Minneapolis, MN, USA ; Lee, B.

A parallel structure is proposed for implementation of a general quadrant-plane causal 2-D transfer function where each channel is realized such that spatial delays in the two directions are minimal. The appropriate framework is provided by the singular value decomposition technique in conjunction with recent results from 2-D realization theory. The class of quadrantally symmetric filters is especially discussed since it would gain most from the proposed realization structure

Published in:

Circuits and Systems, IEEE Transactions on  (Volume:35 ,  Issue: 2 )