By Topic

Architecture and performance of a large area multiprocessor system for real-time video processing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Gaedke, K. ; Lab. fuer Informationstechnol., Hannover Univ., Germany ; Jeschke, H. ; Wehberg, T.W.

The performance of multiprocessor architectures for real-time video processing applications, consisting of bus connected identical processing elements, is discussed. The regular structure of such architectures supports a large area integration. The performance of a large area implementation of the architectures is analyzed and discussed dependent on the controlling mode with respect to the processing of basic video coding algorithms. The main problems are data supply, controlling, and processing of data dependent algorithms. Due to the specific I/O constraints of large area circuits and for computation intensive video coding applications it is shown that MIMD (multiple instruction, multiple data) controlling provides a higher utilization of the arithmetic resources than SIMD (single instruction, multiple data)

Published in:

Wafer Scale Integration, 1992. Proceedings., [4th] International Conference on

Date of Conference:

22-24 Jan 1992