By Topic

Modelling of multilayer on-chip transformers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Tsui, C. ; Dept. of Electron. & Inf. Eng., Hong Kong Polytech. Univ. ; Tong, K.Y.

An analytical model has been proposed for multilayer stacked on-chip transformers, including the effects of the eddy current losses in the metal layers and Si substrate. The model gives good agreement with S-parameter measurements on structures fabricated using a four-metal-layer 0.35 mum CMOS process. It is shown that proper account of the eddy current losses is necessary to predict accurately the S-parameter characteristics of on-chip transformers at higher frequencies

Published in:

Microwaves, Antennas and Propagation, IEE Proceedings  (Volume:153 ,  Issue: 5 )