By Topic

Using Super Cut-off Carbon Nanotube Sleep Transistors in Silicon Based Low Power Digital Circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Raychowdhury, A. ; Department of Electrical and Computer Engineering, Purdue University, IN, USA, araycho@ecn.purdue.edu ; Roy, K.

In this paper, we have explored the use of super cut-off tunneling carbon nanotube FETs for ultralow power digital logic. The use of such FETs in conjunction with the existing Si technology yields more than 1000X (10X) savings in leakage power in random logic (SRAM)

Published in:

Nanotechnology, 2006. IEEE-NANO 2006. Sixth IEEE Conference on  (Volume:1 )

Date of Conference:

17-20 June 2006