Scheduled System Maintenance:
On May 6th, single article purchases and IEEE account management will be unavailable from 8:00 AM - 5:00 PM ET (12:00 - 21:00 UTC). We apologize for the inconvenience.
By Topic

A Pulse-based Neural Hardware Implementation Based on the Controlled Conductance by MOSFET Circuit

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Il Song Han ; Sheffield Univ., Sheffield

This paper describes a new pulse-based neural network VLSI based on the tunable linear conductance of MOSFET circuit. The controlled conductance produces the synaptic or neuron function, which are inspired by the biological plausibility and low power consumption. The synaptic computation speed is up to maximum pulse frequency. The power consumption is reduced, as active synapses only consume the power. The neuron based on the controlled conductance demonstrates the asynchronous pulse generation with a refractory period, and the behavior of integration-and-firing. The neural network VLSI is fabricated in 0.7 micron CMOS. The experimentation exhibits the behavior of linear controlled conductance, as observed in SPICE simulation.

Published in:

Neural Networks, 2006. IJCNN '06. International Joint Conference on

Date of Conference:

0-0 0