Cart (Loading....) | Create Account
Close category search window
 

Fabrication of Silicon on Lattice-Engineered Substrate (SOLES) as a Platform for Monolithic Integration of CMOS and Optoelectronic Devices

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Dohrman, C.L. ; Dept. of Mater. Sci. & Eng., Massachusetts Inst. of Technol., Cambridge, MA ; Chilukuri, K. ; Isaacson, D.M. ; Lee, M.L.
more authors

We report the fabrication of a novel substrate platform for the monolithic integration of Si-based CMOS and GaAs-based optoelectronic devices. This platform, which we refer to as silicon on lattice-engineered substrate (SOLES), consists of a compositionally graded SiGe buffer buried underneath a silicon-on-insulator (SOI) structure, all fabricated on a Si substrate

Published in:

SiGe Technology and Device Meeting, 2006. ISTDM 2006. Third International

Date of Conference:

15-17 May 2006

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.