Cart (Loading....) | Create Account
Close category search window

A Reconfigurable Parallel Architecture for Image Computing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
4 Author(s)
Jian Li ; Autom. Inst., Nat. Univ. of Defense Technol., Changsha ; Xiangjing An ; Lei Ye ; Hangen He

Algorithms for image processing and computer vision are natural candidates for high performance computing systems. This paper presents a reconfigurable parallel architecture prototype for image processing base on large scale FPGA computing. The introduced architecture can cover a wide range of real-time computer vision applications from preprocessing operations to low-level interpretation. In order to reduce the memory accessing time and communication latency, prime memory system for neighborhood operations or other data structures and FPGA-based transfer interconnection networks were designed in the introduced prototype system. This proposed architecture allows the user to program the system in both high-level (soft-programming) and low-level (hard-programming)

Published in:

Intelligent Control and Automation, 2006. WCICA 2006. The Sixth World Congress on  (Volume:2 )

Date of Conference:

0-0 0

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.