By Topic

Novel integration technique for flip-chip bonding circuit in wafer scale packaging

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Young Seek Cho ; Dept. of Electr. & Comput. Eng., Minnesota Univ. ; Drayton, R.F.

A novel integration technique for flip-chip bonding a circuit in wafer scale packaging is presented. The solder is a multilayered structure which consists of 95 at.% Sn and 5 at.% Au. The metal-to-metal bonding process was carried out around 230degC in air. The solder bond pads have an area of 625mum2 with the height of 2.3mum. To characterize the integration technique a variety of designs for a flip-chip interconnections are fabricated and measured for a flip-chip mounted coplanar waveguide (CPW). Modeled predictions of the design show significant performance improvement can be achieved by considering the impact of the substrate and associated parasitics on the mounted chip and transition region in the design. In this paper, we discuss design, modeling and measurement of wide band transition for flip chipped circuits in wafer scale packaging. A locally scaled flip-chip structure is proposed to compensate effective dielectric constant at the transition part of the interconnect

Published in:

Antennas and Propagation Society International Symposium 2006, IEEE

Date of Conference:

9-14 July 2006