Cart (Loading....) | Create Account
Close category search window
 

Admittance Matrix Models for the Nullor Using Limit Variables and Their Application to Circuit Design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Haigh, D.G. ; Dept. of Electr. & Electron. Eng., Imperial Coll., London ; Radmore, P.M.

A framework for symbolic analysis and synthesis of linear active circuits has previously been proposed which is based on the use of admittance matrices and infinity-variables. The notation has the important advantage that it can describe both ideal circuit elements, for which an infinite limit is implied, and nonideal circuit elements for which matrix elements are considered finite. The nullor is a very important circuit element because it can represent the ideal operational amplifier and the ideal transistor. For the nonideal case, the use of finite matrix elements implies that the operational amplifier and transistor are both modelled as a voltage-controlled current source, which is fine if the transistor is a field effect transistor or if the operational amplifier is of the transconductance type, but not otherwise. The purpose of this paper is to apply the infin-variable framework in order to derive alternative models for the nullor that can be used to model voltage, current and transresistance operational amplifiers and bipolar junction transistors. We also show that the infin-variable description of an ideal transistor can include a factor to represent transistor geometry

Published in:

Circuits and Systems I: Regular Papers, IEEE Transactions on  (Volume:53 ,  Issue: 10 )

Date of Publication:

Oct. 2006

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.