Close category search window
 

A parallel algorithm on modification and equivalents of node impedance matrixes of bulk interconnected electric networks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Zhu Yongli ; North China Electr. Power Univ., Baoding ; Song Shaoqun ; Lu Bin ; Feng Jianheng

Fast modification of node impedance matrix of an interconnected power network is pivotal to realize the real-time adaptive relay setting. Because the network has several adjacent networks, getting the boundary equivalents of each adjacent network is necessary to calculate the complete impedance matrix of the studied network for short circuit analysis. A parallel algorithm on blocking storage and modification of node impedance matrix based on PC cluster is proposed in this paper. The proposed parallel algorithm combines large grained blocking storage with message passing, it can fast deal with the network containing mutually coupled circuits. Moreover, the formula to calculate boundary equivalents based on node impedance matrix is derived. According to the boundary equivalents of the adjacent networks and the modified impedance matrix of the network-self, the complete impedance matrix of the studied network can be calculated. Furthermore, an optimization strategy on remote memory access (RMA) function is utilized to overlap the parallel computation and the communication between the scheduling processor and the sub-processors. The experimental results demonstrate the proposed parallel computing approaches on the modification and boundary equivalents of an interconnected network has obvious advantage in computation efficiency over traditional serial computing approaches. The proposed approaches are effective to meet the speed requirement of calculating adaptive relay settings for a large interconnected electric network

Published in:
Power Engineering Society General Meeting, 2006. IEEE

Date of Conference: 0-0 0

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.