By Topic

Analysis of timing jitter in inverters induced by power-supply noise

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Strak, A. ; Sch. of Inf. & Commun. Technol., R. Inst. of Technol., Stockholm ; Tenhunen, H.

This paper describes the transformation process of power-supply noise (PSN) to timing jitter of inverters. The focus is on the inverters used in multiphase clock-generator circuits (CGCs) commonly needed for switched-capacitor (SC) sigma-delta (SigmaDelta) analog-to-digital converters (ADCs). Closed form expressions relating timing jitter and PSN are presented and the results are compared with Monte-Carlo simulations performed in Spectre at BSIM3v3 transistor model level using the processes AMS 0.35mum and UMC 0.18mum. The PSN is assumed to have a white frequency distribution with independent power and ground noise. The results show that the transformation process is approximately linear and that the jitter impact decreases as transistors move deeper into the submicron domain. Furthermore, the transformation process is not symmetrical and is dependent on switching direction, even if the PMOS and NMOS sizings are such that the effects due to difference in hole and electron mobility are mitigated

Published in:

Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006. International Conference on

Date of Conference:

5-7 Sept. 2006