Cart (Loading....) | Create Account
Close category search window

Exploiting the inherent parallelisms of back-propagation neural networks to design a systolic array

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Jai-Hoon Chung ; Dept. of Comput. Sci., Korea Adv. Inst. of Sci. & Technol., Taejon, South Korea ; Hyunsoo Yoon ; Seung Ryoul Maeng

A two-dimensional systolic array for a backpropagation neural network is presented. The design is based on the classical systolic algorithm of matrix-by-vector multiplication and exploits the inherent parallelisms of backpropagation neural networks. This design executes the forward and backward passes in parallel, and exploits the pipelined parallelism of multiple patterns in each pass. The estimated performance of this design shows that the pipelining of multiple patterns is an important factor in VLSI neural network implementations

Published in:

Neural Networks, 1991. 1991 IEEE International Joint Conference on

Date of Conference:

18-21 Nov 1991

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.