By Topic

A Study On Circuit Design Of Integrated Cmos Analog Matched Filter

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)

In spread spectrum communication receivers a matched filter can be used as the correlator for acquisition and tracking of synchronization. For a mobile communication terminals large power consumption of the matched filter is serious problem because total power consumption is limited. We proposed a new analog matched filter using sample-and-hold (S/H) circuit, which performs correlation operation in fully analog domain, eliminating the need to analog-to-digital (A/D) conversion, so reduces power consumption and chip area. The simulation result shows the proposed analog matched filter would achieve 2.22mW power consumption at a chip rate of 16.67MHz with 3.3V power supply for 15 taps configuration. The proposed analog architecture could improve the performance of mobile terminals

Published in:

Mixed Design of Integrated Circuits and System, 2006. MIXDES 2006. Proceedings of the International Conference

Date of Conference:

22-24 June 2006