By Topic

The Circuits and Robust Design Methodology of the Massively Parallel Processor Based on the Matrix Architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

11 Author(s)
Noda, H. ; Syst. Core Technol. Div., Renesas Technol. Corp., Hyogo ; Tanizaki, T. ; Gyohten, T. ; Dosaka, K.
more authors

A novel circuits and design methodology of the massively parallel processor based on the matrix architecture is introduced. Unique circuit design of the parallel fine-grained processing elements enhances the performance of MAC (multiply-accumulate) operation up to 30.0GOPS/W. Hierarchical memory architecture with super wide internal bus and distributed power management contribute to the enhancement of the processing efficiency and the robustness of the macro. The proposed circuit design methodology proposed in this paper is especially effective for realizing high-performance, robust processing macro employed in SOCs

Published in:

VLSI Circuits, 2006. Digest of Technical Papers. 2006 Symposium on

Date of Conference:

0-0 0