By Topic

Novel Approach to Reduce Source/Drain Series Resistance in High Performance CMOS Devices Using Self-Aligned CoWP Process for 45nm Node UTSOI Transistors with 20nm Gate Length

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

10 Author(s)
Pan, J. ; AMD Corp., Hopewell Junction, NY ; Topol, A. ; Shao, I. ; Singh, D.
more authors

This paper reports a novel, non-epitaxial raised source/drain approach to decrease the parasitic series resistance in nMOSFETs fabricated on UTSOI using a selective electroless metal deposition process. A metallic layer selectively deposited in the source/drain and gate nickel or cobalt silicide regions significantly reduces the parasitic external resistance in nMOSFETs with 10nm body thickness and gate lengths down to 20nm. This approach is fully compatible with a conventional CMOS process flow for both Co and Ni silicides and eliminates the added complexity of a conventional raised source/drain approach. The extremely high deposition selectivity of the process is confirmed through gate leakage measurements

Published in:

VLSI Technology, 2006. Digest of Technical Papers. 2006 Symposium on

Date of Conference:

0-0 0