By Topic

A Novel Non-Volatile Memory Cell Using a Gated-Diode Structure with a Trapping-Nitride Storage Layer

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

9 Author(s)
Tsai, W.J. ; Technol. Dev. Center, Macronix Int. Co., Ltd., Hsin-Chu ; Ou, T.F. ; Kao, H.L. ; Lai, E.K.
more authors

A novel trapping-nitride-based non-volatile memory cell by using a gated-diode structure is proposed. Fowler-Nordheim (FN) electron injection and band-to-band-tunneling induced hot-hole (BTBT HH) injection are utilized as the erase and program methods, respectively. BTBT current modulated by the trapped charges is the sensing signal to distinguish the cell's bit state. This cell structure overcomes the channel-length related drawbacks in convention field-effect-transistor (FET)-based cells. Furthermore, its array architecture and bias methods can relieve the complex word-line (WL) bias schemes and program-inhibit techniques used in NAND-type arrays. Good program/erase characteristics and reliability are also presented

Published in:

VLSI Technology, 2006. Digest of Technical Papers. 2006 Symposium on

Date of Conference:

0-0 0