By Topic

A Space-Time Multiplex Architecture for 3D Stacked Embedded Vision Systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Schmidt, M. ; Inst. of Comput. Sci., Friedrich-Schiller-Univ., Jena ; Loos, A. ; Fey, D.

Due to the increasing needs of always faster automation technology in the field of industrial fabrication the common methods of machine vision meet their limits. The reasons are the widely used serial computation and transmission of data streams on the base of strict spatially separated data capturing by an image sensor and data processing, e.g. by a coupled DSP. To meet serious real time requirements many discrete high speed components are used which often causes high costs. In contrast we propose a 3D architecture based on stacked chip dies. In order to find a trade-off between speed and required chip area we present a space-time multiplex architecture, i.e. clusters of pixels are processed time-serially by one processor and several clusters are processed by a multi-core processor. Our architecture allows the successive computation of basic low-level image processing operations. We determined an optimal number of serially processed pixels between 16 and 32 in a cluster for a resolution of 256times256 pixels. Furthermore we found out that the most efficient way is to process a line based cluster

Published in:

Parallel Computing in Electrical Engineering, 2006. PAR ELEC 2006. International Symposium on

Date of Conference:

13-17 Sept. 2006