By Topic

Equalized Delay Lines

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Kallmann, H.E. ; Formerly, Radiation Laboratory, Massachusetts Institute of Technology; now, consulting engineer, New York, N.Y.

An improved design of signal delay lines is discussed in which phase distortion is held within the narrow limits required. The decrease of time delay at higher frequencies due to decrease of effective inductivity is compensated by a rise in effective capacitance due to distributed bridge capacities. In some high-impedance lines the natural coil capacitance will sufflice for this compensation; in other cases a controlled amount of bridge capacitance is introduced by means of floating patches of metal foil along the coiled conductor, insulated from it, from each other, and from ground. Echoes, due to mismatch of the lines at high frequencies, may be suppressed by dividing the winding into sections, each too short to yield an echo component within the transmitted frequency range. The design of typical delay lines for 400, 1000, and 3000 ohms impedance is discussed and their delay, attenuation, and impedance characteristics are shown. A delay line with lumped iron-dust cores is described. A practical design is presented for the lumped-parameter low-pass filter m= 1.27, as used for delay lines with very low impedance and for very high voltages.

Published in:

Proceedings of the IRE  (Volume:34 ,  Issue: 9 )