A 0.18/spl mu/m CMOS 10Gb/s 1:4 DEMUX using replica-bias circuits for optical receiver

This paper presents a 0.18mum CMOS 10Gb/s 1:4 demultiplexer using window blocking for stable level swing and replica bias circuit for specific swing level maintenance. A modified current mode logic (CML) is proposed for the high-speed operation of demultiplexer. It prevents holding incorrect data during data transition. Replica bias circuit consists of feedback circuit using simple comparator. The 1:4 demultiplexer is a binary tree type. It consumes 12.24mW in 10Gb/s data rates with 1.8V supply voltage