By Topic

Inductor-less 10Gb/s CMOS transimpedance amplifier using source-follower regulated cascode and double three-order active feedback

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Cheng-Ta Chan ; Dept. of Electr. Eng., Nat. Chung Cheng Univ., Chiayi ; Chen, O.T.-C.

In this work, a 10Gb/s CMOS transimpedance amplifier using the source-follower regulated cascode and double active feedback schemes is developed based on the TSMC 0.18mum CMOS technology. The proposed transimpedance amplifier includes a transimpedance stage, gain stage, and open-drain output buffer. By using the source-follower regulated cascode structure, the proposed transimpedance stage not only compensates input capacitances of the photodiode and input bonding pad but also avoids from the headroom effect. Additionally, the gain stage employs the double three-order active feedback to provide a high-speed and large driving-capability buffer between the transimpedance stage and the open-drain output buffer. At a supply voltage of 1.8V, the proposed transimpedance amplifier has a bandwidth about 7. 7 GHz with a total transimpedance gain of 1.12kOmega, the group delay about plusmn 25ps, the average input-referred noise current of 20muA/radicHz, and the maximum allowed input capacitance of 300fF. The core size of the proposed transimpedance amplifier is 300mum times 100mum. As compared to the conventional ones, the proposed transimpeadance amplifier can have a larger input capacitance and lower hardware cost at a similar receiving performance for 10GB/s optical data communication

Published in:

Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium on

Date of Conference:

21-24 May 2006