By Topic

A 6-bit low-power compact flash ADC using current-mode threshold logic gates

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Akiyama, S. ; Fac. of Sci. & Technol., Sophia Univ., Tokyo ; Waho, T.

A 6-bit low-power compact flash ADC has been designed. MOS current-mode threshold logic gates are employed to obtain a compact encoder circuit block. This reduces the number of transistors in the encoder to one sixth that required in a conventional scheme. A dynamic comparator is also adopted to decrease the power consumption. Circuit simulation assuming a standard 0.35-mum CMOS technology reveals that the present 6-bit ADC operates at 500 MHz with a power consumption as low as 113 mW. The figure of merit, which is defined as the power divided by the product of 2bit and the sampling frequency, is improved by a factor of two compared with conventional approaches

Published in:

Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium on

Date of Conference:

21-24 May 2006