By Topic

Scalable high-throughput architecture for H.264/AVC variable block size motion estimation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Warrington, S. ; Dept. of Electr. & Comput. Eng., Queen''s Univ. ; Wai-Yip Chan ; Sudharsanan, S.

Variable block size motion estimation (VBSME) is a key part of the new H.264/AVC video coding standard. This has increased the demand for high performance VBSME architectures. This paper proposes a VLSI architecture for high throughput VBSME. The VBS calculation is done by combining the results of sub-block calculations to form the results for larger blocks. High motion vector throughput is achieved in two proposed implementations: one performing operations on a 1times4 set of pixels per cycle, and the second performing operations on a 1times16 set of pixels per cycle. Using these approaches, the architecture is able to produce motion vector results at a higher throughput than current VBSME designs, while providing a high level of scalability through adjusting the length of the processing element array

Published in:

Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium on

Date of Conference:

21-24 May 2006