By Topic

Programmable DSP architectures. II

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Lee, E.A. ; Dept. of Electr. Eng. & Comput. Sci., California Univ., Berkeley, CA, USA

For pt.I see ibid., vol.5, no.4, p.4-19, Oct. 1988. Three distinct techniques are used for dealing with pipelining, namely, interlocking, time-stationary coding, and data-stationary coding, are examined. These techniques are studied in light of the performance benefit and the impact on the user. Representative DSPs from AT&T, Motorola, and Texas Instruments are used to illustrate the ideas and compare different solutions to the same problems. Trends are discussed, and some predictions for the future are made.<>

Published in:

ASSP Magazine, IEEE  (Volume:6 ,  Issue: 1 )