By Topic

Second order dynamic element matching technique for low oversampling delta sigma ADC

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
A. K. Gupta ; Dept. of Electr. Eng., Texas A&M Univ., College Station, TX, USA ; E. Sanchez-Sinencio ; S. Karthikeyan ; Wern Ming Koe
more authors

There has been an increased interest in design of broadband (data rate >1MSPS) delta sigma ADCs with over-sampling ratios (OSR) as low as four. Most of these designs are switched capacitor based and use internal multi-bit DACs. With the widely used first order dynamic element matching, the SNDR of these converters is limited by the inherent capacitor matching. We propose a modified second order dynamic element matching technique to alleviate this problem for broadband ADCs, which target a SNDR greater than 100dB

Published in:

2006 IEEE International Symposium on Circuits and Systems

Date of Conference:

21-24 May 2006