By Topic

Implementation aspects of the DPA-resistant logic style MDPL

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Popp, T. ; Inst. for Appl. Inf. Process. & Commun., Graz Univ. of Technol. ; Mangard, S.

An important task when implementing cryptographic algorithms in hardware is to provide adequate protection against differential power analysis (DPA) attacks. During the last years, several countermeasures against these attacks have been proposed. One of them is a logic style called masked dual-rail pre-charged logic (MDPL). This article discusses several implementation aspects of this logic style. First, it is shown how MDPL circuits can be built using a semi-custom design flow. Subsequently, the area requirements, the speed, the power consumption and the DPA resistance of MDPL circuits are analyzed based on a case study. This case study shows that the power consumption of MDPL circuits is significantly higher than the one of corresponding CMOS circuits. Motivated by this observation, new low-power techniques for MDPL circuits are proposed. During the time when MDPL circuits do not perform operations that are critical for DPA attacks, the proposed low-power techniques reduce the power consumption of MDPL circuits by about a factor of four

Published in:

Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium on

Date of Conference:

21-24 May 2006