Close category search window
 

FPGA-based transmitter-receiver architecture of an overlapped FFH-CDMA system: design and simulation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Inaty, E. ; Dept. of Electr. & Comput. Eng., Balamand Univ., El-Koura ; Ayoubi, R.

In this paper, a new method is proposed to achieve a multi-class multirate fast frequency hopping code division multiple access system (FFH-CDMA) based on a novel code overlapping procedure. We investigate mainly the system architecture, and implementation. The first task is the basic building blocks of the transmitter-receiver architecture, which accomplishes our desired signal processing requirements without the need for complex frequency synthesizer. Based on the proposed block diagram we have built a prototype of the encoder-decoder using FPGA as it is easy to implement, allow high frequency achievement, and it is upgradeable

Published in:
Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium on

Date of Conference: 21-24 May 2006

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.