By Topic

Techniques to address increased dimensionality of ASIC library design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)

We present novel methods that mitigate the impact of high dimensionality of ASIC library during its design and characterization. Specifically, we demonstrate the application of formal optimization during cell size tuning, the use of automated electrical rules checking during design, and the use of novel latch modeling techniques during characterization. We show many-fold improvement in library robustness and sizing effort, and ~2times reduction in latch characterization time

Published in:

2006 IEEE International Symposium on Circuits and Systems

Date of Conference:

21-24 May 2006