By Topic

Phase sampling: a new approach to the design of LF direct digital frequency synthesizers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Pedroni, V.A. ; Parana Fed. Center of Technol. Educ.

A direct digital frequency synthesizer (DDFS) is a circuit capable of producing programmable-frequency sinusoids from a reference clock signal. Its operation is based on a counter whose output serves as address to a ROM, from which voltage (or current) samples are retrieved at constant time intervals. The power and area demanded by the ROM constitute its main limitation. To circumvent it, we describe a time-domain (phase) sampling approach, in which the samples are taken at constant voltage (or current) intervals rather than at constant time intervals. The result is a system with a smaller ROM and a simpler DAC. The main drawback is the reduced maximum frequency attainable with this approach

Published in:

Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium on

Date of Conference:

21-24 May 2006