By Topic

A multistandard FFT processor for wireless system-on-chip implementations

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
R. Chidambaram ; Dept. of Electr. Eng., Delft Univ. of Technol., Netherlands ; R. van Leuken ; M. Quax ; I. Held
more authors

This paper presents a high performance FFT ASIP. The resulting programmable solution is scalable for the order of the FFT and capable of satisfying performance requirements of various OFDM wireless standards. The IEEE 802.15.3a ultra wideband OFDM - being the most time critical of these standards because of the computation of a 128-point FFT within 312.5 ns - has been the primary performance target of the scalable ASIP. The resulting ASIP adopts a vectorial ultra-long instruction word (ULIW) approach. The design decisions are evaluated with regards to processing speed, area and power dissipation

Published in:

2006 IEEE International Symposium on Circuits and Systems

Date of Conference:

21-24 May 2006