By Topic

Programmable DSP architectures. I

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
E. A. Lee ; Dept. of Electr. Eng. & Comput. Sci., California Univ., Berkeley, CA, USA

The architectural features of single-chip programmable digital signal processors (DSPs) are explored. The focus is on the most basic such feature, the integration of a hardware multiplier/accumulator into the data path, and a more subtle feature, the use of several (up to six) independent memory banks. These features are studied in terms of the performance benefit and the impact on the user. Representative DSPs from three manufacturers AT&T Motorola, and Texas Instruments are used to illustrate the ideas to compare different solutions to the same problems.<>

Published in:

IEEE ASSP Magazine  (Volume:5 ,  Issue: 4 )