By Topic

A new low cost and reconfigurable RSA crypto-processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Yongxin Ma ; State-Key Lab. of ASIC & Syst., Fudan Univ., Shanghai ; Xiaoyang Zeng ; Min Wu ; Chengshou Sun

Based on modified multiple-word radix-4 Montgomery algorithm and improved pipeline mechanism, an area efficient RSA crypto-processor is implemented, which supports reconfigurable keys up to 2048 bits. Based on 0.25mum standard CMOS technology, the new coprocessor achieves a 1024-bit encryption rate of 28Kbps at 180MHz and the core circuit without RAM contains 18,000 gates. The result shows that this processor is very suitable for area-constrained applications such as smart cards

Published in:

Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium on

Date of Conference:

21-24 May 2006