By Topic

Architecture design and VLSI hardware implementation of image encryption/decryption system using re-configurable 2D Von Neumann cellular automata

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Rong-Jian Chen ; Dept. of Electron. Eng., National United Univ., Miao-Li, Taiwan ; Yi-Te Lai ; Jui-Lin Lai

The first architecture design and VLSI hardware implementation of image encryption/decryption system using re-configurable two-dimensional (2D) von Neumann cellular automata (CA) is presented in this paper. Its encryption scheme is based on replacement of the pixel values using a progressive cellular automata (CA) substitution. In our scheme, we used the re-configurable 2D von Neumann CA to generate high quality random sequence as key stream. To enhance the flexibility of our system, we used 16times16 re-configurable 2D von Neumann CA which produces 1 set (256)16times16 CA, or concurrently produces 4 sets (64/set) 8times8 CA and 16 sets (16/set) 4times4 C A, respectively. We have accomplished simulations of our image encryption/decryption system by using CADENCE tools. We also have completed the circuit synthesis using the SYNOPSYS tools with the TSMC 0.18mum cell-library. The area size was 15.6816 mm2, and the maximum operation frequency was 100 MHz with 27.74 mW total dynamic power. It shows that the architecture of the proposed image encryption/decryption system is suitable for VLSI realization

Published in:

2006 IEEE International Symposium on Circuits and Systems

Date of Conference:

21-24 May 2006