By Topic

Generalized Rate Analysis for Media-Processing Platforms

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Yanhong Liu ; National University of Singapore, Singapore ; S. Chakraborty ; R. Marculescu

In this paper we address the "rate analysis" problem for media-processing platforms consisting of multiple processor cores connected in a pipelined fashion. More precisely, we aim at determining fight bounds on the rates at which multimedia streams can be fed into such architectures. These bounds depend on architectural constraints (e.g. the available on-chip memory, bus arbitration policies, etc), as well as the application characteristics (e.g. application partitioning and mapping, workload rates generated by different tasks, etch The proposed framework for rate analysis can be used for fast design space exploration to determine how these bounds change with different architectural parameters, mapping of the application, or changing the QoS requirements associated with the input streams

Published in:

12th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA'06)

Date of Conference:

0-0 0