By Topic

Design and Application of a Scalable Embedded Systems' Architecture with an FPGA Based Operating Infrastucture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
F. Mayer-Lindenberg ; Technical University of Hamburg-Harburg, Germany

Embedded systems may be designed from a few, properly chosen types of processing components equipped with interfaces for their networking to meet almost arbitrary performance requirements. In this work we describe a particular scalable architecture of this kind using both standard processor and FPGA processing components. It supports multiple FPGA applications through standard FPGA functions implementing the net-working support, and also provides standard CPU functions on the FPGA for the sequential control of application circuits and for their interfacing to the network. On standard von-Neumann machines, a set of such standard functions implemented with the resources of the machine but not directly available from it, and providing a higher level runtime environment for applications would be called an operating system. After defining the scalable architecture and the runtime support, system design and programming (in particular, of FPGA networks) can be automated. We demonstrate this through a simple algorithm to determine the required mix of components for a given application. The architecture is further supported by a system-level, compiled coordination language for functions compiled with the standard processor and FPGA tools

Published in:

9th EUROMICRO Conference on Digital System Design (DSD'06)

Date of Conference:

Aug. 30 2006-Sept. 1 2006