By Topic

Design of FPGA-based Hardware Accelerators for On-line Fingerprint Matcher Systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
M. Fons ; Electronic, Electrical and Automation Engineering Department, Rovira i Virgili University (URV), ETSE, 43007 Tarragona, Spain ; F. Fons ; E. Canto

Nowadays fingerprints are the most widely used biometric characteristics in automatic personal authentication or identification systems. Most human recognition systems use those fingertip discontinuities called minutiae and mainly based on the ridge endings and the ridge bifurcations of the skin to perform fingerprint matching. A fingerprint pattern is thus defined by the spatial distribution of its distinctive traits. Matching two fingerprints in minutiae-based representations becomes a point pattern matching, and it consists of finding the alignment and correspondences between pairs of minutia points in both sets. Several algorithms have been proposed in the last decades to efficiently match two fingerprint minutiae sets. This paper describes the design of FPGA-based accelerators responsible for performing those computationally expensive tasks needed in the fingerprint matching process. The acceleration results obtained when partitioning the application in hardware and software tasks permits to make the conventional purely software-oriented and off-line matching algorithms suitable for on-line applications

Published in:

2006 Ph.D. Research in Microelectronics and Electronics

Date of Conference:

0-0 0