By Topic

A reconfigurable CMOS iinager for real-time, spatio-ternporal image processing with on-chip ADC

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
G. N. Angotzi ; Department of Electrical and Electronic Engineering, University of Cagliari, Piazza d'Armi, 09123 Cagliari (Italy). Email: ; M. Barbaro ; L. Raffo

A low-power, CMOS imager with real-time, spatio-temporal processing capabilities is presented. An active pixel sensor array for image acquisition is coupled to an analog reconfigurable row processor which can extract both temporal and spatial features. A/D conversion is implemented on-chip at the end of each column. A 256 times 256 pixel array with a frame rate of 50 frames/sec was designed and successfully simulated both pre- and post-layout

Published in:

2006 Ph.D. Research in Microelectronics and Electronics

Date of Conference:

0-0 0