By Topic

A VHDL model and Implementation of a Coarse-Grain Reconfigurable Coprocessor for a RISC Core

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Brunelli, C. ; Inst. of Digital & Comput. Syst., Tampere Univ. of Technol. ; Cinelli, F. ; Rossi, D. ; Nurmi, J.

This paper presents a coarse-grain reconfigurable machine used as a coprocessor to speed up the execution of computationally demanding tasks, which would be too heavy for a generic RISC core stand alone. A VHDL model of the proposed architecture has been created for simulation and implementation. Some common algorithms for signal processing and multimedia applications have been mapped over our design, to benchmark it and compare the results against another existing architecture. Synthesis results indicate that the area occupation and the operating frequency of our design are reasonable, guaranteeing the physical feasibility of our approach. The amount of clock cycles required to perform the considered algorithms on the proposed architecture is far smaller than the one needed by a RISC core alone running the same software, demonstrating the effectiveness of the proposed solution

Published in:

Research in Microelectronics and Electronics 2006, Ph. D.

Date of Conference:

0-0 0