By Topic

Design Techniques for VHF Filtering in Digital CMOS Technologies

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
A. Otin ; Group of Electronic Design, University of Zaragoza, Zaragoza, Spain. e-mail: ; S. Celma ; C. Aldea

In this paper we report a design strategy for VHF filtering in standard digital CMOS processes. The design approach is based on fully-balanced pseudo-differential continuous-time transconductors for applications in low-voltage systems over the VHF range and implemented with MOS-C accumulation capacitors. A 3rd-order Gm-C low-pass Butterworth filter has been implemented, using a 0.35 mum standard CMOS process, with a cut-off frequency programmability over the 40-200 MHz range, which confirm the feasibility of the proposed strategy in applications such as data storage systems and IF strips. The filter consumes less than 3.8 mW per pole at 41 MHz from a 2V supply. The measured dynamic range was better than 53 dB at THD of 1%. The active chip area is 0.02 mm2 per pole

Published in:

2006 Ph.D. Research in Microelectronics and Electronics

Date of Conference:

0-0 0