Cart (Loading....) | Create Account
Close category search window

Efficient systolic array implementations of IIR digital filtering

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Lei, S.-M. ; Bell Commun. Res., Red Bank, NJ, USA ; Yao, K.

Techniques for overcoming the hardware inefficiency in the systolic array implementation of a generic class of IIR digital filters which include the classical direct form digital filter, the Gray-Markel digital lattice or ladder filters, and the Rao-Kailath orthogonal digital filters are discussed. The hardware inefficiency is due to the partial delay transfer and the time rescaling involved in pipelining those filter algorithms. The two schemes proposed improve the hardware efficiency to about 100% with low control overhead

Published in:

Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on  (Volume:39 ,  Issue: 8 )

Date of Publication:

Aug 1992

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.