By Topic

Adaptive Equalization Architecture Using Distributed Arithmetic for Partial Response Channels

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Chivapreecha, S. ; Fac. of Eng., King Mongkut''s Inst. of Technol., Bangkok ; Jaruvarakul, A. ; Jaruvarakul, N. ; Dejhan, K.

This paper proposes a design and implementation of transversal adaptive digital filter using LMS (least mean squares) adaptive algorithm. The filter structure is based on distributed arithmetic (DA), which is able to calculate the inner product by shifting, and accumulating of partial products and storing in look-up table, also the desired adaptive digital filter will be multiplierless filter. In addition, the hardware implementation uses VHDL (very high-speed integrated circuit hardware description language) and synthesis using FLEX10K Altera FPGA (field programmable gate array) as target technology and uses Leonardo spectrum and MAX+plusII program for overall development. The results of this design are shown that the speed performance and used area of FPGA. The experimental results are presented to demonstrate the feasibility of the desired adaptive digital filter

Published in:

Consumer Electronics, 2006. ISCE '06. 2006 IEEE Tenth International Symposium on

Date of Conference:

0-0 0