By Topic

A Novel Parallel Architecture of a Reconfigurable Video Processor based on Multi-radix number systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Chatterjee, S. ; Dept. of Comput. Sci. & Eng., West Bengal Univ. of Technol., Kolkata ; Sinha, A. ; Basu, D.

The potential need of the video compression algorithms is to decode a digital video bit-stream in different ways and it is likely that a number of different video representations may need to coexist in a single system thereby requiring a high degree of flexibility with a high performance. This paper presents a high-performance re-configurable video architecture which eliminates the inflexibility of ASICs and inadequacy of FPGAs to offer highest possible performance at lowest silicon cost. The proposed architecture is based on exploitation of spatial and temporal both types of parallelism inherent in many video applications. SIMD machines are often used for spatial parallelism To overcome the limitation of the SIMD machines, here Processing Elements (PEs) are replaced by configurable functional blocks (CFBs) consisting of high speed adders, multipliers, trigonometric and square root computing units, etc. The CFBs under the control of a Master Control Unit (MCU) will be configured to execute the task of a particular function in parallel

Published in:

Consumer Electronics, 2006. ISCE '06. 2006 IEEE Tenth International Symposium on

Date of Conference:

0-0 0