By Topic

Minimal Multiplexed Threshold Gate Realizations

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)

Abstract—In this paper, methods are presented for designing error-correcting capabilities into threshold gate networks so that the logic gates themselves will correct errors of other gates in the network . In all but one of these methods, a given realization is modified by the addition of redundant gates to obtain an error-correcting network . Realizations are obtained by the first three methods which require that an error of any given number of gates be corrected by the gates immediately following those which are in error. This is the multiplexed realization. In the remaining methods, this requirement is replaced by the requirement that a given number of errors be corrected by some gates in the network. Errors of the output gate are not corrected. The last section discusses a method for obtaining an error-correcting network directly from the Boolean function to be realized.

Published in:

Computers, IEEE Transactions on  (Volume:C-17 ,  Issue: 6 )